

---

### Description

The ILX511B is a rectangular reduction type CCD linear sensor designed for bar-code POS hand scanner and optical measuring equipment use.

A built-in timing generator and clock driver ensure single 5V power supply for easy use.

---

### Features

- ◆ Number of effective pixels: 2048 pixels
- ◆ Pixel size: 14 $\mu$ m  $\times$  200 $\mu$ m (14 $\mu$ m pitch)
- ◆ Single 5V power supply
- ◆ Ultra-high sensitivity
- ◆ Built-in timing generator and clock driver
- ◆ Built-in sample-and-hold circuit
- ◆ Maximum operating frequency: 2MHz

---

### Package

22-pin Cer-DIP

---

### Absolute Maximum Ratings

◆ Supply voltage	V <sub>DD</sub>	-0.3 to +7	V
◆ Operating temperature		-10 to +60	°C
◆ Storage temperature		-30 to +80	°C

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

---

**USE RESTRICTION NOTICE (December 1, 2003 ver.)**

This USE RESTRICTION NOTICE ("Notice") is for customers who are considering or currently using the CCD products ("Products") set forth in this specifications book. Sony Corporation ("Sony") may, at any time, modify this Notice which will be available to you in the latest specifications book for the Products. You should abide by the latest version of this Notice. If a Sony subsidiary or distributor has its own use restriction notice on the Products, such a use restriction notice will additionally apply between you and the subsidiary or distributor. You should consult a sales representative of the subsidiary or distributor of Sony on such a use restriction notice when you consider using the Products.

**Use Restrictions**

- ◆ The Products are intended for incorporation into such general electronic equipment as office products, communication products, measurement products, and home electronics products in accordance with the terms and conditions set forth in this specifications book and otherwise notified by Sony from time to time.
- ◆ You should not use the Products for critical applications which may pose a life- or injury- threatening risk or are highly likely to cause significant property damage in the event of failure of the Products. You should consult your Sony sales representative beforehand when you consider using the Products for such critical applications. In addition, you should not use the Products in weapon or military equipment.
- ◆ Sony disclaims and does not assume any liability and damages arising out of misuse, improper use, modification, use of the Products for the above-mentioned critical applications, weapon and military equipment, or any deviation from the requirements set forth in this specifications book.

**Design for Safety**

- ◆ Sony is making continuous efforts to further improve the quality and reliability of the Products; however, failure of a certain percentage of the Products is inevitable. Therefore, you should take sufficient care to ensure the safe design of your products such as component redundancy, anti-conflagration features, and features to prevent mis-operation in order to avoid accidents resulting in injury or death, fire or other social damage as a result of such failure.

**Export Control**

- ◆ If the Products are controlled items under the export control laws or regulations of various countries, approval may be required for the export of the Products under the said laws or regulations. You should be responsible for compliance with the said laws or regulations.

**No License Implied**

- ◆ The technical information shown in this specifications book is for your reference purposes only. The availability of this specifications book shall not be construed as giving any indication that Sony and its licensors will license any intellectual property rights in such information by any implication or otherwise. Sony will not assume responsibility for any problems in connection with your use of such information or for any infringement of third-party rights due to the same. It is therefore your sole legal and financial responsibility to resolve any such problems and infringement.

**Governing Law**


- ◆ This Notice shall be governed by and construed in accordance with the laws of Japan, without reference to principles of conflict of laws or choice of laws. All controversies and disputes arising out of or relating to this Notice shall be submitted to the exclusive jurisdiction of the Tokyo District Court in Japan as the court of first instance.

**Other Applicable Terms and Conditions**


- ◆ The terms and conditions in the Sony additional specifications, which will be made available to you when you order the Products, shall also be applicable to your use of the Products as well as to this specifications book. You should review those terms and conditions when you consider purchasing and/or using the Products.

Pin Configuration

(Top View)



Block Diagram



 Pin Description

Pin No.	Symbol	Description
1	V <sub>OUT</sub>	Signal output
2	GND	GND
3	GND	GND
4	SHSW	Switch (with S/H or without S/H)
5	$\phi$ CLK	Clock pulse input
6	V <sub>DD</sub>	5V power supply
7	NC	NC
8	NC	NC
9	V <sub>DD</sub>	5V power supply
10	NC	NC
11	$\phi$ ROG	Readout gate pulse input
12	GND	GND
13	NC	NC
14	NC	NC
15	V <sub>DD</sub>	5V power supply
16	GND	GND
17	GND	GND
18	V <sub>GG</sub>	Output circuit bias
19	GND	GND
20	V <sub>DD</sub>	5V power supply
21	V <sub>DD</sub>	5V power supply
22	V <sub>DD</sub>	5V power supply

## Mode Description

Mode in Use	Pin 4 (SHSW)
S/H used	GND
S/H not used	V <sub>DD</sub>

## Recommended Operating Conditions

Item	Min.	Typ.	Max.	Unit
V <sub>DD</sub>	4.5	5.0	5.5	V

## Recommended Clock Voltage Conditions\*1

Item	Min.	Typ.	Max.	Unit
V <sub>IH</sub>	V <sub>DD</sub> - 0.5	V <sub>DD</sub>	V <sub>DD</sub> + 0.5	V
V <sub>IL</sub>	-0.3	0	0.5	V

\*1 This is applied to the all pulses applied externally. ( $\phi$ CLK,  $\phi$ ROG)

## Input Pin Capacitance

Item	Symbol	Min.	Typ.	Max.	Unit
$\phi$ CLK input pin capacitance	C $\phi$ CLK	—	10	—	pF
$\phi$ ROG input pin capacitance	C $\phi$ ROG	—	10	—	pF

Electrical Characteristics

Electrooptical Characteristics

(Ta = 25°C, VDD = 5V, Clock frequency: 1MHz, Light source = 3200K, IR cut filter: CM-500S (t = 1.0mm), Without S/H mode)

Item	Symbol	Min.	Typ.	Max.	Unit	Remarks
Sensitivity 1	R1	160	200.0	240	V/(lx-s)	Note 1
Sensitivity 2	R2	—	1800	—	V/(lx-s)	Note 2
Sensitivity nonuniformity	PRNU	—	5.0	10.0	%	Note 3
Saturation output voltage	VSAT	0.6	0.8	—	V	—
Dark voltage average	VDRK	—	3.0	6.0	mV	Note 4
Dark voltage nonuniformity	DSNU	—	6.0	12.0	mV	Note 4
Lag	IL	—	0.1	5	%	Note 5
Dynamic range	DR	—	267	—	—	Note 6
Saturation exposure	SE	—	0.004	—	lx-s	Note 7
5V current consumption	IVDD	—	5.0	10.0	mA	—
Total transfer efficiency	TTE	92.0	98.0	—	%	—
Output impedance	Zo	—	250	1k	Ω	—
Offset level	Vos	1.9	2.8	3.7	V	Note 8

Note) 1. For the sensitivity measurement, light is applied with a uniform intensity of illumination.

2. Light source: LED λ = 660nm

3. PRNU is defined as indicated below.

The incident light intensity conditions are the same as for Note 1.

$$PRNU = (V_{MAX} - V_{MIN})/2/V_{AVE} \times 100 [\%]$$

Where the maximum output of the effective pixels is VMAX, the minimum output is VMIN, and the average output is VAVE.

4. The optical signal integration time is 10ms.

5. The typical value is used for clock pulse and readout pulse. The output signal amplitude Vout is 500mV.

6. The dynamic range is defined by the following formula.


$$DR = VSAT/VDRK$$

When optical signal integration time is shorter, the dynamic range sets wider because dark voltage is in proportion to optical signal integration time.

7. Saturation exposure is defined by the following formula.


$$SE = VSAT/R1$$

8. Vos is defined as follows.



Clock Timing Chart


Clock Timing Diagram (Internal S/H Not Used)



\* When internal S/H is not used. (Pin 4 → VDD)

Note) 2088 or more clock pulses are required.


Clock Timing Diagram (Internal S/H Used)



Note) 2088 or more clock pulses are required.




$\phi$ CLK Timing (For All Modes)



Item	Symbol	Min.	Typ.	Max.	Unit
$\phi$ CLK rise/fall time	$t_1, t_2$	0	10	100	ns
$\phi$ CLK pulse duty *1	—	40	50	60	%

\*1  $100 \times t_4 / (t_3 + t_4)$


$\phi$ ROG,  $\phi$ CLK Timing



Item	Symbol	Min.	Typ.	Max.	Unit
$\phi$ ROG, $\phi$ CLK pulse timing 1	$t_5$	0	3000	—	ns
$\phi$ ROG, $\phi$ CLK pulse timing 2	$t_9$	1000	3000	—	ns
$\phi$ ROG pulse rise/fall time	$t_6, t_8$	0	10	—	ns
$\phi$ ROG pulse period	$t_7$	3000	5000	—	ns

$\phi$ CLK, V<sub>OUT</sub> Timing

(Note 1)



Item	Symbol	Min.	Typ.	Max.	Unit
$\phi$ CLK – V <sub>OUT</sub> output delay time 1	t <sub>10</sub>	40	115	280	ns
$\phi$ CLK – V <sub>OUT</sub> output delay time 2	t <sub>11</sub>	55	120	205	ns
$\phi$ CLK – V <sub>OUT</sub> * (with S/H) output delay time 3	t <sub>12</sub>	10	165	240	ns


Note) 1. f<sub>clk</sub> = 1MHz,  $\phi$ CLK pulse duty = 50%,  $\phi$ CLK pulse rise/fall time = 10ns

2. Output waveform when internal S/H is used.

3. “•” indicates the correspondence of clock pulse and data period.

Application Circuit

Without S/H Mode\*1




\*1 This circuit diagram is the case when internal S/H is not used.


Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

Reference Data


Spectral Sensitivity Characteristics (Typ.) (Ta = 25°C)




Output voltage ratio vs. Integration time characteristics (Typ.)




Current consumption ratio vs. Operating frequency characteristics (Typ.)



Offset level vs. Ambient temperature characteristics (Typ.)



Dark voltage ratio vs. Ambient temperature characteristics (Typ.)



## Notes On Handling

### 1. Static charge prevention


CCD image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.

- (1) Either handle bare handed or use non-chargeable gloves, clothes or material. Also use conductive shoes.
- (2) Use a wrist strap when handling directly.
- (3) Install grounded conductive mats on the floor and working table to prevent the generation of static electricity.
- (4) Ionized air is recommended for discharge when handling CCD image sensors.
- (5) For the shipment of mounted boards, use boxes treated for the prevention of static charges.

### 2. Notes on handling CCD package

The following points should be observed when handling and installing Cer-DIP packages.

- (1) (a) Compressive strength: 39N/surface (Do not apply load more than 0.7mm inside the outer perimeter of the glass portion.)
- (b) Shearing strength: 29N/surface
- (c) Tensile strength: 29N/surface
- (d) Torsional strength: 0.9Nm



- (2) In addition, if a load is applied to the entire surface by a hard component, bending stress may be generated and the package may fracture, etc., depending on the flatness of the ceramic portion. Therefore, for installation, either use an elastic load, such as a spring plate, or an adhesive.
- (3) Be aware that any of the following can cause the glass to crack because the upper and lower ceramic layers are shielded by low-melting glass.
  - (a) Applying repetitive bending stress to the external leads.
  - (b) Applying heat to the external leads for an extended period of time with soldering iron.
  - (c) Rapid cooling or heating.
  - (d) Applying a load or impact to a limited portion of the low-melting glass with a small-tipped tool such as tweezers.
  - (e) Prying the upper or lower ceramic layers away at a support point of the low-melting glass.

Note that the preceding notes should also be observed when removing a component from a board after it has already been soldered.

### 3. Soldering

- (1) Make sure the package temperature does not exceed 80°C.
- (2) Solder dipping in a mounting furnace causes damage to the glass and other defects. Use a 30W soldering iron with a ground wire and solder each pin in less than 2 seconds. For repairs and remount, cool sufficiently.
- (3) To dismount an image sensor, do not use solder suction equipment. When using an electric desoldering tool, ground the controller. For the temperature control system, use a zero-cross type.

### 4. Protection from dust and dirt


- (1) Perform all work in a clean environment.
- (2) Do not touch the glass surfaces with hand and make any object contact with it. If dust or other is stuck to a glass surface, blow it off with an air blower. (For dust stuck through static electricity ionized air is recommended.)
- (3) Clean with a cotton bud and ethyl alcohol if grease stained. Be careful not to scratch the glass.
- (4) Keep in a dedicated case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.

5. Exposure to high temperature or humidity will affect the characteristics. Accordingly avoid storage or usage in such conditions.
6. CCD image sensors are precision optical parts, so care should be taken not to apply excessive mechanical shocks or force.
7. Make sure the input pulse should not be  $-1V$  or less.
8. Note that the normal output signal is not obtained immediately after the device power supply is turned on. Use the output signal added 22500 pulses or more to the  $\phi$ CLK clock pulse and added 2.5MHz/4.75V to the frequency/supply voltage immediately after power-on.

Package Outline

(Unit: mm)

22 pin DIP (400mil)



1. The height from the bottom to the sensor surface is 2.45 ± 0.3mm.
2. Thickness of the glass : t 0.7 ( Refractive index = 1.5 ) .

PACKAGE STRUCTURE

PACKAGE MATERIAL	Cer-DIP
LEAD TREATMENT	TIN PLATING
LEAD MATERIAL	42 ALLOY
PACKAGE MASS	5.20g
DRAWING NUMBER	LS-A1(E)